


FIG. 1








FIG. 3





FIG. 4

branch instructions:



defbr: A value of 0, 1 or 2 may be specified. If non-zero, the value indicates the the following 1 or 2 microwords will be allowed to execute before the branch operation takes place.

gb: If set, guess that the branch path will be taken, thus prefetch the branch microword address. Otherwise prefetch the non-branch path. This field is only allowed to be set when defbr=0 or defbr=1.

branch address: branch address conditionally or unconditionally selected.

br\_mask: Is decoded to the following options:

- 1) unconditional branch
- 2) branch when  $ALU<31>=1$  ( $<0$ )
- 3) branch when  $ALU<31>=0$  ( $>=0$ )
- 4) branch when  $ALU<31>=1$  OR  $ALU<31:0>=0$  ( $<=0$ )
- 5) branch when  $ALU<31>=0$  AND  $ALU<31:0>!=0$  ( $>0$ )
- 6) branch when  $ALU<31:0>=0$  ( $=0$ )
- 7) branch when  $ALU<31:0>=1$  ( $!=0$ )
- 8) branch when specified context mask = current context
- 9) branch when specified context mask != current context
- 10) branch on carry-out set
- 11) branch on carry-out clear
- 15) look at extended branch field to further decode branch type


extend\_br: branches on various context-swapping signals or other signals

evpip: indicates pipe stage that this branch should be evaluated in

c msk: specifies a context number with which to conditionally branch on.

branch cmd: further specifies the type of branch, e.g., looks at condition codes of some other branch criteria

FIG. 5A



Context Descriptors:

1) Wake-up Events

- 0 = kill
- 1 = voluntary
- 2 = SRAM
- 4 = SDRAM

8 = FBI

16 = INTER\_THREAD

32 = PCI\_DMA\_1

64 = PCI\_DMA\_2

128 = SEQ\_NUM\_LSB

2) db → branch defer amount

3) va → value of sequence number

FIG. 5B





FIG. 6








FIG. 7-2






FIG. 7A

# SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ

## WITHOUT ACTIVE MEMORY OPTIMIZATION



## WITH ACTIVE MEMORY OPTIMIZATION




WHERE Trcd = RAS to CAS delay

Tdpl = DATA Input to Precharge Delay

Trp = Time to Precharge

FIG. 7B








FIG. 8-2

4 WRITES AND 4 READS FOLLOWED BY MORE READS WITH OPTIMIZATION



4 WRITES AND 4 READS WITHOUT OPTIMIZATION



10 CYCLES VS. 14.

FIG. 8A





FIG. 9-1

FIG. 9





17/17

|   |   |   |   |  |
|---|---|---|---|--|
| <p><b>ATU NOTES:</b></p> <p>a) CORE TO FBoxRegs:<br/>USE sram_push_data_bus</p> <p>b) CORE TO FBI Regs:<br/>USE PRIVATE ATU/FBI cmd/data bus</p> <p>c) CORE READS FBoxRegs:<br/>USE sram_pull_data_bus</p> <p>d) CORE READS FBI Regs:<br/>USE sram_push_data_bus<br/>(UNLESS sram APPEAR FAKE ANOTHER Fbox To FBI ON sram_push_bus)</p> | <p><b>Card_Req_R,2:0&gt;</b></p> <ul style="list-style-type: none"> <li>000 NONE</li> <li>001 Sram Chain</li> <li>010 SDR Chain</li> <li>011 Sram</li> <li>100 SDR</li> <li>101 FBI</li> <li>110 PCI</li> <li>111</li> </ul> <p><b>Tx_CMD_drv_en_R&lt;1:0&gt;</b></p> <ul style="list-style-type: none"> <li>0 NONE</li> <li>1 GRANT</li> </ul> | <p><b>Sdram_puXX_addr_R&lt;6:0&gt;</b></p> <p>[4:0] xfer_reg_addr</p> <p>IF NOT TIFIFO</p> <p>[6:0] TIFIFO_addr</p> <p><b>Sdram_puXX_ID_R&lt;6:0&gt;</b></p> <ul style="list-style-type: none"> <li>0 - 5 Fboxes</li> <li>8 - 13 Fboxes-csr</li> <li>6 fbl</li> <li>15 nop</li> </ul> | <p><b>Sdram_puXX_addr_R&lt;6:0&gt;</b></p> <p>[4:0] xfer_reg_addr</p> <p><b>Sdram_puXX_ID_R&lt;6:0&gt;</b></p> <ul style="list-style-type: none"> <li>0 - 5 Fboxes</li> <li>8 - 13 Fboxes-csr</li> <li>6 fbl</li> <li>15 nop</li> </ul> | <p><b>Fbox BRANCH/Ctx CHOICES</b></p> <ul style="list-style-type: none"> <li>1) FBI_adone br / ctx</li> <li>2) FBI_auto_push br / ctx</li> <li>3) lthread_adone br / ctx</li> <li>4) signal_rec_ext br / ctx</li> <li>5) Seq#1_change (flag) br / ctx</li> <li>6) Seq#2_change (flag) br / ctx</li> <li>7) SRAM_adone br / ctx</li> <li>8) SDRAM_adone br / ctx</li> <li>9) volunteer_ctx_swap ctx</li> <li>10) Req_req_available (flag) br</li> <li>11) SDRAM rd parity err br</li> <li>12) Fbox_push_protect (flag) br</li> <li>13) ccodes, contexts and kill</li> </ul> |
|---|---|---|---|--|

FIG. 9-2